Cadence Cuts Chip Verification From Weeks to Hours With AI Engineers and NVIDIA OpenShell

Estimated read time 1 min read

Post Content

 

​ See how @cadencedesignsystems and NVIDIA are transforming chip design verification with autonomous AI agents. In this demo, an engineer directs Cadence ChipStack to launch a secure RTL verification loop powered by Nemotron and secured by NVIDIA OpenShell. The system runs dynamic simulation and formal verification, identifies RTL bugs, fixes code, and escalates major design issues for human review. By automating one of the most time-consuming parts of chip development, Cadence helps reduce verification cycles from five weeks to less than a day, accelerating the design of the AI factories that power frontier AI.

📕 Read the Press Release: https://nvda.ws/49z1fzU
#NVIDIAGTC #ChipDesign #AutonomousAgents   Read More NVIDIA 

#Techno #nvidia

You May Also Like

More From Author